A decade after the discovery of graphene flakes, exfoliated from graphite, we have now secured large scale and high quality graphene film growth technology via a chemical vapor deposition (CVD) method. With the establishment of mass production of graphene using CVD, practical applications of graphene to electronic devices have gained an enormous amount of attention. However, several issues arise from the interfaces of graphene systems, such as damage/unintentional doping of graphene by the transfer process, the substrate effects on graphene, and poor dielectric formation on graphene due to its inert features, which result in degradation of both electrical performance and reliability in actual devices. The present paper provides a comprehensive review of the recent approaches to resolve these issues by interface engineering of graphene for high performance electronic devices. We deal with each interface that is encountered during the fabrication steps of graphene devices, from the graphene/metal growth substrate to graphene/high-k dielectrics, including the intermediate graphene/target substrate.
Introduction
Graphene has received massive attention as a promising new material for application to electronic and optoelectronic devices because of its superior and unique electrical, optical, and mechanical properties [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . In the early stage of graphene research, high quality graphene obtained by mechanical exfoliation [1] [2] [3] [4] [5] [6] [7] [8] of graphite facilitated fundamental studies on the outstanding properties of graphene, triggering explosive research on the application of graphene to various fields [11] [12] [13] [14] [15] . However, the application of graphene to real-world devices requires a scalable synthesis technique to overcome the limited quantity and size of mechanically exfoliated graphene. Graphene synthesis by chemical vapor deposition (CVD) [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] is currently the most widely adopted technique for the scalable production of single layer graphene, up to a size of 30 inches [19] . Although large-scale, high-quality graphene is now available, the realization of high performance graphene devices is still challenging. Specifically, devices fabricated from CVDgrown graphene have not yet shown the level of performance that was anticipated upon the emergence of graphene [26] [27] [28] [29] . While the degradation of the performance of graphene devices can be attributed to many factors, the significant issue of the interfaces where graphene interacts with the neighboring materials warrants extensive consideration [30] [31] [32] [33] [34] [35] . Due to the one-atomthick, two-dimensional (2D) characteristic of graphene, its electrical properties are directly affected by the interaction of the graphene surface with adjacent materials.
The purpose of this review is to shed light on the importance of interface engineering through the entire fabrication process of graphene devices from several recent reports on graphene transfer and graphene electronic devices. In this review, we start from novel transfer techniques via direct delamination of graphene from a metal growth substrate, which is closely relevant to the interface control in a graphene/growth (or graphene/target) substrate. After the transfer process, graphene forms an interface with a target substrate, which also influences the charge carrier transport of graphene. Hence, we discuss the substrate effects and the choice of an optimum substrate for high performance graphene devices. Finally, when graphene is transferred intact onto the target substrate, it is necessary to consider other interfaces that are created by the integration of graphene with other electronic components such as gate dielectrics. These interfaces also give rise to challenging issues related to the chemical inertness of the graphene surface and the wettability/interfacial adhesion. The last topic covers novel strategies to integrate uniform, ultrathin gate dielectrics on the graphene surface to guarantee high performance of graphene devices.
Review

Transfer techniques: interfaces at graphene/metal growth substrate and graphene/target substrate
Since large-area graphene films are mainly synthesized on catalytic metal substrates [16] [17] [18] [19] [20] [21] [22] [23] , we first should consider the interface between graphene and the catalytic metal substrate. To apply CVD-grown graphene to electronic devices, graphene must be isolated from this interface and delivered to a target dielectric substrate. The most common method for graphene transfer has been poly(methyl methacrylate) (PMMA) film-assisted transfer [36] [37] [38] [39] , which involves wet etching of the metal substrate and water-mediated delivery of graphene to the target substrate. Drawbacks of this method include possible oxidation of graphene due to the strong oxidation power of metal etchants [19] and contamination of graphene by etching residues such as ionic impurities from the etchant [40] [41] [42] and metallic residues from incomplete etching [41] . In addition, polymeric residues [31] [32] [33] after PMMA removal are another source of contamination of graphene. These residues directly affect the electrical properties of graphene, resulting in significant degradation of the performance of graphene devices [31] [32] [33] 43] . For these reasons, metal-etching-free transfer by delamination of graphene from the metal substrate has been pursued as an alternative, non-destructive means of realizing clean transfer of graphene.
Electrochemical delamination/transfer of graphene: physical weakening of the graphene/metal interface
One strategy for direct delamination of graphene is physical weakening of the interfacial interactions between graphene and the metal growth substrate. Figure 1a schematically illustrates the electrochemical delamination (ECD) of graphene in which hydrogen (H 2 ) bubbles generated by the electrolysis of water are utilized as a tool for physical weakening of the graphene/metal interface [44] . The electrochemical cell employed for the delamination consists of a PMMA/graphene/metal substrate (cathode, biased negatively) and glassy carbon or noble metal with low reactivity (anode, biased positively), which are placed in an aqueous electrolyte solution, such as K 2 S 2 O 8 [44] , NaOH [45, 46] , Na 2 SO 4 [47] or NaCl [48, 49] . Under applied bias, electrolysis of water at the cathode induces the generation and penetration of H 2 bubbles along the interface between PMMA/graphene and the metal substrate, resulting in gradual separation of PMMA/graphene from the metal substrate. Note that partial etching of a copper (Cu) or nickel substrate can occur by the electrolyte during the ECD process, and this can be suppressed by the choice of an appropriate electrolyte such as Na 2 SO 4 [47] . This method is highly useful for systems where graphene is synthesized on chemically inert, noble metals such as platinum [46] , ruthenium [50] or iridium [51] , because etchants for corresponding metals are rarely available. Wang et al. reported the application of the ECD process for the direct transfer of graphene to a flexible polyimide substrate by depositing the target polyimide substrate directly onto the graphene/metal growth substrate, instead of PMMA, where no water-mediated graphene delivery to a foreign target substrate is required (Figure 1b) [47] . Elimination of the conventional use of a sacrificial PMMA enables the production of nearly residue-free graphene with a low density line defects (ripples and wrinkles), yielding flexible, transparent conducting films with low sheet resistance (~459 Ω/sq for single layer graphene,~49 Ω/sq for multilayer graphene) (Figure 1c ).
In the ECD based transfer method, one critical issue is mechanical damage of graphene by H 2 bubbles. These bubbles can directly damage graphene during the delamination process by considerable turbulence or can result in cracks (or voids), ripples, and wrinkles due to the trapped H 2 between the graphene and the target substrate (upper panel in Figure 1d ) [45, 48] . Such transferinduced damage or defects severely degrade the electrical properties of graphene devices in terms of mobility and sheet resistance. To eliminate or reduce the mechanical damage caused by H 2 bubbles, Cherian et al. developed a 'bubble-free' delamination/transfer method by exploiting the electrochemical reduction (dissolution) of adventitious cuprous oxide (Cu 2 O) sandwiched between graphene and a Cu substrate as a tool for weakening of that interface [48] . Reduction of interfacial Cu 2 O occurred at an optimum potential lower than that required for the generation of H 2 bubbles. This method resulted in uniform adherence of PMMA/graphene to the target substrate (lower panel of Figure 1d ) and the resulting transferred graphene film exhibited a negligible amount of voids (upper panel of Figure 1e ) and high uniformity of electrical properties (lower panel of Figure 1e ). Damages in graphene by the generation of H 2 bubbles can be also alleviated with a simple plastic-frame-assisted method [45] . In a previous study we performed ECDgraphene transfer using a similar method to the plastic-frame-assisted approach to compare the quality of the transferred graphene by the ECD method with that by the conventional PMMA-assisted wet method in terms of the characteristics of a field-effect transistor (FET). Experimental details are described in [52] . We found that the electrical characteristics of ECDgraphene FETs reflected the effective suppression of pdoping (reduced Dirac point) and enhanced FET mobility with symmetrical electron-hole conduction ( Figure 1f ).
Dry transfer of graphene: difference of adhesion energy between graphene/metal and graphene/target substrate interfaces
Graphene transfer based on direct delamination can also be achieved by exploiting the difference in adhesion energies between graphene/metal and graphene/target substrate interfaces [53, 54] . The basic concept of this approach is illustrated in Figure 2a : An adhesive interface is formed between a graphene/metal substrate and a target substrate, and then the two substrates are separated under tensile loading by double cantilever beam fracture testing [53] . The Raman spectra in Figure 2b indicate that application of an appropriate adhesive layer enables mechanical delamination of graphene from the Cu substrate. As shown in Figure 2c , Shin et al. measured the adhesion energy of graphene to various adhesive layers (or target substrates) and found that a graphene/poly(vinyl phenol) (PVP) system exhibited the highest adhesion energy (2.31 ± 0.11 Jm − 2 ), higher than that of a graphene/Cu system (0.72 ± 0.07 Jm − 2 ) [53] . This indicates that PVP can act as an appropriate adhesive that induces successful delamination and transfer of graphene from Cu to a target substrate [54] . Because a wet process is excluded, this transfer method is called 'dry transfer'. As mentioned in Section 2.1, advantages of the delamination/ transfer method include the restoration of charge neutrality and symmetrical electron-hole conduction of graphene, which are usually degraded by a metal etching process in the conventional wet transfer approach. Figures 2d and 2e show p-doping suppression and enhanced electron current modulation of dry-transferred graphene FETs, in comparison to graphene FETs prepared using either conventional wet transfer or ECD transfer ( Figure 1f ) [54] . These enhancements obtained with dry transfer are attributed to the absence of opportunity for graphene to be contaminated by ionic impurities (from either the electrolyte or metal etchant) and metallic residues (from incomplete etching of the metal substrate).
Jung et al. recently exploited a mechano-electro-thermal (MET) process to induce delamination and dry transfer of graphene from a Cu substrate directly to various substrates such as glass, PET, and PDMS ( Figure 2f ) [55] . The key aspect of this method is to form strong and ultra-conformal contact between graphene/Cu and a target substrate by applying high temperature, physical pressure, and high voltage simultaneously to the Cu (See figure on previous page.) Figure 2 Dry transfer using difference of adhesion energy between graphene/metal and graphene/target substrate. a, Illustration of graphene transfer using the mechanical delamination process and high-magnification SEM image of boundary of delamination. Reproduced with permission [53] . Copyright 2012, American Chemical Society. b, Raman spectra of the graphene-delaminated bare copper (the lower spectrum) and of the graphene-covered copper (the upper spectrum). Reproduced with permission [53] . Copyright 2012, American Chemical Society. c, Directly measured adhesion energy of graphene to neighboring materials (SiO 2 , PVP, and PMMA). Reproduced with permission [54] . Copyright 2013, AIP Publishing LLC. d, Transfer characteristics (I DS -V GS ) of the graphene FETs fabricated using conventional wet transfer (black) method and dry transfer with PVP adhesive layer (red). Reproduced with permission [54] . Copyright 2013, AIP Publishing LLC. e, Charge density of the graphene FETs fabricated using conventional wet transfer (black) method and dry transfer with PVP adhesive layer (red). Reproduced with permission [54] . Copyright 2013, AIP Publishing LLC. f, Schematic description of the mechano-electro-thermal (MET) delamination process of graphene. Reproduced with permission [55] . Copyright 2014, John Wiley and Sons. g, Strong mechanical stability of MET graphene via demonstration of LED electrical circuit based on graphene/PET film using repeated detaching of 3M tape. Reproduced with permission [55] . Copyright 2014, John Wiley and Sons.
foil/graphene/target substrate stack. Graphene is transferred to the target substrate simply by peeling the Cu foil off after the MET process. No polymeric carriers or adhesives are used in this approach. Most importantly, graphene transferred by the MET process exhibited outstanding interfacial adhesion with the target substrate as a result of the ultra-conformal contact formation: the mechanical adhesion stability of graphene is maintained even after several cycles of tape detaching tests, as shown in Figure 2g .
Direct delamination/transfer of graphene with high degree of freedom
Recently, Yang et al. reported that the combination of pretreatment of graphene/Cu substrate with the well-known transfer printing technique allows clean delamination and transfer of graphene, which can also endow the graphene transfer process with a high degree of freedom (Figure 3a ) [56] . Delamination of graphene is induced by the adsorption of a water soluble polymer (poly(vinyl alcohol) in this case) on the graphene growth substrate, followed by the formation of a carrier layer using the same polymer. Because the delaminated graphene can exist in an isolated state on an elastomeric support during this transfer process (step 3 in Figure 3a ), this transfer method allows the graphene to form effective junctions with itself (layerby-layer stacking, Figure 3b ) or with other electronic components (graphene on source/drain electrodes, Figures 3c  and 3d ), indicating the high degree of freedom and the resulting versatility of the developed method. Table 1 [57, 58] . However, when graphene is placed on a SiO 2 substrate, the performance of graphene FETs is considerably degraded by the substrate effects [59] [60] [61] [62] [63] [64] [65] [66] . The substrate effects, with respect to the mobility limitation of graphene, include the scattering of carriers in graphene by charged impurities [64] and surface phonons [60] : the FET mobility of graphene/SiO 2 is several orders of magnitude lower than that of suspended graphene devices [60, 61] . In addition, the adsorbed water molecules by silanol (SiOH) groups at the graphene/SiO 2 interface result in unintentional p-doping of graphene [67] [68] [69] and hysteresis of graphene FETs [66, 70, 71] . Passivation of the SiO 2 surface with a hydrophobic buffer layer has been suggested as an effective route to improve the interface properties of SiO 2 . Two types of buffer layers have been studied for this purpose: selfassembled monolayers (SAMs) [72] [73] [74] [75] [76] [77] and thin polymer layers [78, 79] . Lafkioti et al. reported that the intrinsic charge neutrality of graphene was recovered and the hysteresis of graphene FETs was dramatically reduced by modifying the graphene/SiO 2 interface with hexamethyldisilazane (HMDS) (Figure 4a ) [73] . Wang et al. also observed similar phenomena with alkyl-terminated SAM. In both cases, the mobility of graphene increased severalfold, as compared to devices on bare SiO 2 . Representative results for alkyl-SAM are shown in Figure 4b [77] . The hydrophobic treatments eliminate SiOH groups and the adsorbed water molecules at the graphene/SiO 2 interface, resulting in suppression of p-doping in graphene. In addition, the scattering induced by charged impurities and surface polar phonons can be screened due to the increase of the graphene-substrate distance via interface modification with HMDS or organosilane SAMs. Lee at al. demonstrated that charged impurities were more effectively screened by SAM with longer alkyl chain lengths by showing that octadecyl-SAM (C18) resulted in smaller Dirac voltage and higher mobility of graphene than octyl-SAM (C8) [72] .
According to a report by Sabri et al., deposition of a thin polymeric layer (a 168 nm film of Parylene-C) on SiO 2 provided the same effect as SAM treatment in terms of reduced hysteresis and enhanced mobility (Figure 4c ) [78] . Recently, Shin et al. found that electrical reliability of graphene FETs in an air ambient can be achieved by introducing an ultrathin fluoropolymer to the graphene/SiO 2 interface [79] . With a 7-nm-thick CYTOP fluoropolymer, the carrier density of graphene was changed negligibly even after exposure of the device to an air ambient (RH4 5%) for 3 weeks (Figure 4d) . A highly hydrophobic buffer such as the fluorinated buffer also contributes to recovery of intrinsic charge neutrality, suppresses hysteresis, and enhances mobility, as mentioned above. It is worth noting that the unique wetting transparency of graphene [80] prevents water molecules from being adsorbed on the graphene surface integrated on the fluoropolymer, resulting in excellent ambient stability of graphene FETs.
Modification of the graphene/target substrate interface by SAM can be also used to tune the carrier type or density, namely doping control, without compromising the intrinsic electrical properties of graphene [81] [82] [83] [84] : SAMs terminated with various functional groups induce n-or p-type doping of graphene by charge transfer from a specific functional group or the built-in potential generated from the dipole moment of the SAM. Here, we do not cover this in detail, but readers who are interested in this topic may refer to a recent in-depth review [85] . In connection to this review it should be mentioned that the reported doping levels have shown a wide range of variation in terms of the Dirac point even when the same SAM (for example, aminopropyltriethoxysilane; APTES) was used [84, [86] [87] [88] [89] . This might be attributable to the integrity of the SAM formed on SiO 2 , which sometimes depends sensitively on the chemistry involved in SAM formation such as the treatment methods (phase of SAM during the treatment) and conditions (water content in the ambient atmosphere or solvent) [90] . Hence, more studies are required to exploit SAM doping methods in practical applications beyond academic research based on SiO 2 . For instance, given that APTES SAM treatment can provide a more effective and stable n-doping source [87, 88] over other doping methods, it is worthwhile to investigate how to achieve a reliable doping level and whether this doping method is also compatible with plastic substrates for the application of APTES SAM to graphene flexible/ transparent electrodes. One of the sources of the degradation of the doping strength is the desorption of dopants in chemical doping methods when the doped graphene sample is exposed to the air ambient [91] while the formation of covalent bonding between the SAM and the target substrate can guarantee environmental doping stability.
Substrates with high surface phonon energy
While the passivation of SiO 2 with SAMs or functional polymers is useful to considerably reduce the substrate effects on the electrical characteristics of graphene FETs, the carrier transport in graphene is still limited by thermally excited surface phonons of SAMs or polymers, especially at room temperature. Hence, the combination of graphene with substrates having high surface phonon energy is the most attractive way to achieve high performance graphene devices operated at room temperature. One outstanding material for this purpose is hexagonal boron nitride (h-BN) [92] [93] [94] [95] [96] [97] [98] . h-BN is an insulating isomorph of graphite (Figure 5a ), a layered dielectric material with a wide band gap of~5.97 eV and a dielectric constant of~4 [92] . A planar, hexagonal lattice structure of the h-BN layer is formed by strong ionic bonding between boron and nitrogen atoms, which provides a chemically inert, dangling-bond-free flat surface [96] . According to Decker et al., these features of the h-BN surface induce lower density of introduced charged impurities in graphene and a considerable reduction of inhomogeneities of charge density in graphene/h-BN, as compared to a SiO 2 substrate (Figure 5b ) [97] . Ripples of graphene are also suppressed on h-BN due to its atomically flat surface ( Figure 5c ) and, even more importantly, the surface phonon energy of h-BN is two times larger than that of SiO 2 [92] . Significant enhancement of the electrical characteristics of graphene devices can hence be expected by the improved interface of the graphene/h-BN system. The highest mobility value reported for CVD-graphene/h-BN is 65 500 cm 2 /Vs, which is~30 times higher than that for CVD-graphene/SiO 2 [93] .
Wang et al. investigated the effects of graphene/substrate interfaces on the electrical performance of graphene FETs with three different graphene systems: CVDgraphene transferred on SiO 2 , CVD-graphene transferred on h-BN flakes, and graphene directly grown on a CVD-h-BN film [98] . The temperature dependence of the graphene resistivity was negligible for graphene/h-BN, indicating that no surface phonons were activated up to room temperature in h-BN due to its high surface phonon energy (Figure 5d ). The graphene/h-BN interface thus exhibited superior mobility, a narrower minimum conductivity plateau, and a Dirac point close to zero, as compared to the graphene/SiO 2 interface (Figure 5e ). Superb performance of a graphene device was obtained when a graphene/h-BN interface was created by sequential CVD growth of graphene directly on CVD-grown h-BN on Cu due to the absence of residues and adsorbates generated from the transfer process.
While h-BN is an ideal substrate for high performance graphene devices, it is still challenging to synthesize high quality, large area h-BN films. Therefore, from a practical point of view for graphene electronics, it is necessary to develop alternative, cost-effective substrates with high surface phonon energy and with which it is easy to obtain a large sized film with good reproducibility and uniformity. A recent report from Oh et al. demonstrated that aluminum nitride (AlN) substrate can serve as an excellent alternative to h-BN with several of the advantages mentioned above [99] . An ultrathin AlN film with a smooth surface (Rq~0.5 nm) was simply obtained over a large area (4 inch wafer) by a plasma enhanced atomic layer deposition (PE-ALD) method. Top gated graphene FETs on an AlN substrate showed higher mobility than devices on SiO 2 , indicating the suppression of surface phonon scattering. The high surface phonon energy of AlN (Table 2 ) resulted in weaker temperature dependence of mobility (Figure 5f ). The RF cut-off frequency was thereby significantly improved in graphene FETs on AlN (115 GHz), compared to those on SiO 2 (55 GHz). Similar enhancement of the cut-off frequency (155 GHz) was also reported by Wu et al. for a graphene FET on diamond-like carbon (DLC) [100] , which shows high surface phonon energy (Table 2 ).
Interface engineering of graphene/gate dielectric
Integration of graphene with passive components such as gate dielectrics is another important step to achieve high performance graphene devices. Oxide materials with a high dielectric constant (k) have been used as gate dielectrics to fabricate top-gated graphene FETs because high-k dielectrics enable low voltage operation of devices by their high capacitance and also provide scaling capability [101] [102] [103] [104] . In conventional electronics, high-k dielectrics have been deposited by atomic layer deposition (ALD), because this technique can produce ultrathin, conformal oxide dielectrics with precisely controlled thickness [105] [106] [107] [108] [109] . However, the basal plane of graphene has few dangling bonds [110] [111] [112] [113] , which are necessary to induce the surface reaction of precursors in the ALD process [114] [115] [116] . This unique feature of the graphene surface results in irregular and poor film formation of ALD-dielectrics on pristine graphene [111, 113, 117] . ALD-dielectrics with a rough surface and many pin-holes cause high leakage current, low breakdown voltage, and extrinsic scattering of charge carriers Reproduced with permission [99] . Copyright 2014, AIP Publishing LLC.
at the graphene/high-k dielectric interface in graphene FETs. To obtain high quality, uniform high-k dielectrics on graphene, the introduction of seeds on the graphene surface has been proposed as an effective means of fabricating graphene devices using the ALD technique.
Introduction of seeding materials on graphene
Various materials have been used as seeding materials for the formation of uniform, high quality high-k dielectrics on graphene by ALD [113, [118] [119] [120] [121] [122] [123] [124] [125] [126] . Kim et al. proposed the use of a thin aluminum layer (thickness 1~2 nm) to deposit uniform Al 2 O 3 films on graphene [119] . A native aluminum oxide is formed when the thin Al layer is exposed to air, and this oxide provides nucleation sites for the surface reactions during ALD of Al 2 O 3 . Organic molecules or polymers have been exploited as seeding layers for the integration of dielectrics and graphene [113, [122] [123] [124] [125] . One example is the use of a poly(vinyl phenol) (PVP) film [125] . Shin et al. prepared an ultrathin, cross-linked PVP seeding layer (thickness~5 nm) on a graphene surface by a spin-coating method (Figure 6a ). Due to abundant functional groups in PVP such as hydroxyl and hydrocarbon, the Al 2 O 3 film deposited on the PVP seeding layer by ALD was smooth (R rms~0 .5 nm) without pin-holes. The electrical performance of top-gated graphene FETs was considerably improved with PVP-seeded Al 2 O 3 , compared to devices with Al 2 O 3 deposited on bare graphene. Specifically, the drain current and transconductance were enhanced, resulting in a more than fivefold increase of mobility (Figure 6b ). In particular, a graphene FET with PVP-seeded Al 2 O 3 showed a suppressed Dirac point shift under a gate bias stress condition (Figure 6c) . A recent study by Kim et al. suggested that quantum dot (CdSe) arrays formed on graphene also can serve as a seeding layer for the effective ALD of high-k hafnium oxide on graphene [126] .
Functionalization of graphene
To generate seeding sites on graphene, functional groups can be directly introduced to the graphene surface by oxidizing carbon atoms of graphene [112, [127] [128] [129] [128] . They reported an increase of the defect level in graphene on the basis of Raman measurements, indicating that graphene was functionalized during the O 2 plasma-assisted ALD process. Both drain current and mobility were enhanced in graphene FETs with 9-nm-thick Al 2 O 3 by plasmaassisted ALD, compared to those obtained with a 9-nmthick, e-beam-evaporated SiO 2 interfacial layer plus a 15-nm-thick Al 2 O 3 layer by thermal ALD (Figure 6d) .
In order to avoid uncontrolled damage of graphene in O 2 plasma or O 3 -assisted ALD, Shin et al. proposed a novel approach for reliable high-k dielectric formation on graphene with ALD by introducing an additional functionalized graphene single layer as an ultrathin seed layer on the graphene channel (Figure 6e ) [129] . Pristine graphene was transferred to a target substrate and then functionalized (O 2 plasma treated) graphene was stacked on the pristine graphene prior to conducting the ALD process. Al 2 O 3 was deposited via conventional thermal ALD on a functionalized graphene layer where the surface has abundant, oxidized carbon moieties. Al 2 O 3 deposited on the functionalized graphene/pristine graphene stack exhibited excellent uniformity with low defect density (Figure 6f ; R rms~0 .3 nm). In addition, capacitors with functionalized graphene seeded Al 2 O 3 showed lower leakage current density for the same effective oxide thickness (EOT), compared to those with Al-seeded Al 2 O 3 : this is a considerable advantage of this approach in terms of further scaling of gate oxide thickness (Figure 6g ).
Conclusions
This review highlighted the importance of interface engineering for high performance graphene devices by considering each interface encountered during the fabrication of graphene devices, from the graphene/metal growth substrate to graphene/high-k gate dielectrics. For effective delamination and transfer of graphene, adhesion at the interface of the graphene/metal growth substrate or graphene/target substrate should be engineered by appropriate weakening or strengthening methods for those interfaces. In terms of graphene delamination using polymer adhesives or a carrier layer, questions remains about which functional groups in the polymer play a critical role to induce delamination of graphene. This should be investigated systematically by applying polymers having various functional groups to graphene delamination systems, in conjunction with an investigation of doping effects that might be induced from the functional groups of polymers.
After graphene is transferred onto a target substrate, interfacial issues arise from the atom-thickness of graphene and the surface-graphene interactions. Since the surface states of substrates significantly affect the overall electrical properties of graphene devices, substrates with a chemically inert, dangling-bond-free flat surface as well as high surface phonon energy are highly demanded. Although h-BN is an ideal substrate in terms of realizing high performance graphene electronics, obtaining reliable, large-area synthesis methods for h-BN beyond mechanical exfoliation is still a challenging issue. On the other hand, alternative substrate materials, such as AlN, are attractive, as highlighted in this review.
To deposit a high-k dielectric using ALD, it is necessary to introduce seed materials onto graphene due to the chemically inert surface of graphene or to generate seeding centers on graphene itself. These approaches cause heterogeneous dielectric stacks (or interfaces) and give rise to difficulty in controlling the film thickness, thereby constraining the scaling of gate dielectric thickness. A novel approach for the deposition of gate dielectrics therefore should be explored to achieve a single component gate dielectric that forms a homogeneous interface without the application of additive seed layers. One example would be the deposition of ultrathin (less than 10 nm) polymer dielectrics by the initiated CVD method, which is under investigation by our group. The use of ultrathin polymer dielectrics in graphene FETs would also be desirable for the development of flexible electronic devices.
Intensive studies in recent decades have provided a great deal of insight into the important role of interface engineering in graphene systems, and have opened up opportunities for the realization of high performance graphene devices. We expect that knowledge accumulated from graphene will be extended to emerging 2D materials for the enhancement and optimization of device performance.
